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Abstract—The modular multilevel converter (MMC) is a prom-
ising topology for HVDC applications, which typically adopts a 
distributed control architecture to manage considerable sub-mod-
ules (SMs) in the system. SM synchronization is necessary for an 
MMC distributed control system to cope with the local controller 
clock discrepancy and asynchrony due to the manufacturing tol-
erance. This paper proposes a synchronization scheme for the 
MMC distributed control system taking the disturbances intro-
duced by the SM asynchrony into account. The MMC models con-
sidering SM asynchrony reveal that the asynchrony introduces 
harmonics around the carrier frequency in MMC output and the 
circulating current. The interaction between the SM switching 
harmonics and arm current harmonics leads to divergence of the 
capacitor voltages. The MMC distributed control system cannot 
entirely restrain the voltage divergence and maintain the system 
stability owing to the control capability saturation of the balancing 
controller. According to the theoretical analysis, the synchroniza-
tion interval is properly selected considering the harmonic con-
tents in the MMC output, the capacitor voltage deviation, and the 
distributed control system stability. The theoretical models and 
the proposed synchronization scheme are validated experimen-
tally on an MMC prototype.  
 
Index Terms—Modular Multilevel Converter, distributed con-
trol, synchronization scheme, sub-module asynchrony.  
I. INTRODUCTION 
HE modular multilevel converter (MMC) has been an 
emerging and highly efficient solution for high voltage 
power conversion in recent years [1] and it is gaining more and 
more attention because of its prominent advantages compared 
with conventional two-level or three-level voltage source con-
verters. These advantages such as modularity, flexible expanda-
bility, transformer-less configuration, common dc bus, and high 
reliability due to redundancy, make the MMC the most promis-
ing topology for high-voltage high-power applications, espe-
cially in the high-voltage direct current transmission (HVDC) 
sector [2, 3] and medium voltage micro-grids [4-6]. In HVDC 
applications, hundreds of SMs are typically required for the 
MMCs to handle a high voltage (hundreds of kilovolts) with 
relatively low-voltage rating power devices. In favor of 
properly manipulating such large number of SMs, distributed 
controls with phase-shifted (PS) PWM scheme for MMCs are 
proposed in [7-11], in order to improve the modularity of the 
MMC system in terms of software and distributing the compu-
tational burden into different digital controllers. However, an 
inherent problem along with a distributed control system for 
MMCs is the asynchrony of SM controllers, due to the manu-
facturing tolerance of crystal oscillators that provide controller 
clocks. The asynchronous local controllers increase the switch-
ing harmonics of an MMC adopting the PS-PWM scheme, dis-
tort the output voltage waveform, lead to capacitor voltage var-
iation, and eventually deteriorate the performance of the overall 
MMC system. 
Various synchronization methods have been designed for 
distributed systems in existing research works. A global syn-
chronization method with gradually changed phase-shift angle 
for the distributed inverters is proposed in [12], in order to at-
tenuate the high-frequency harmonics in the output current. The 
influence of the phase-leg modules asynchrony to the SVPWM 
scheme for an inverter is investigated in [13], and non-charac-
teristic harmonic components are introduced into the line-to-
line output voltage because of the modules asynchrony. The 
method to synchronize and control a system of parallel single-
phase inverters without communication is presented in [14]. 
The above studies are of interest to more general distributed 
control systems but might be applied to MMCs as well. Syn-
chronization methods based on CAN-bus and EtherCAT in an 
MMC distributed control system are addressed in [15, 16], re-
spectively. The synchronization strategies adopted for a com-
munication burden reduced MMC distributed control system 
are designed in [8, 9], and the synchronization interval is chosen 
as 20 ms corresponding to the fundamental frequency. Atten-
tion should be paid that the time intervals between two adjacent 
synchronization signals in the aforementioned researches are all 
arbitrarily selected without theoretical analysis. An irrational 
synchronization interval might result in either heavy communi-
cation burden or system performance deterioration. Thus, it is 
crucial to design the synchronization scheme and interval ac-
cording to the influence introduced by the SM asynchrony. 
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In this paper, a synchronization scheme for the MMC distrib-
uted control system is elaborately designed, in order to alleviate 
the communication burden for synchronization while achieving 
a stable operation. The synchronization interval is selected con-
sidering the disturbances introduced by the SM asynchrony in 
the MMC distributed control system. For the sake of a properly 
designed synchronization scheme, the MMC system with SM 
asynchrony has to be modeled and studied. The proposed mod-
els reveal that the SM asynchrony introduces extra harmonics 
around the carrier frequency in the circulating current. The in-
teraction between individual SM output switching harmonics 
and arm current harmonics leads to capacitor voltage diverging, 
which might exceed the safe operation area of SM capacitors. 
Moreover, such voltage diverging introduces a disturbance into 
the voltage balancing controller and makes the output of the 
controller to grow with time. Consequently, the damping capa-
bility of the balancing controller on the capacitor voltage di-
verging would eventually be limited by the preset control-out-
put saturation, which results in system instability. Thus, the im-
pact of SM asynchrony is not able to be eliminated in terms of 
control and a proper synchronization scheme is necessary for 
the MMC distributed control system. Based on the findings, a 
synchronization interval design method considering the har-
monic requirements of the MMC output, the safety range of ca-
pacitor voltage deviation, and the system stability is proposed. 
The rationality of the theoretical analysis and the effectiveness 
of the synchronization scheme are experimentally verified on 
an MMC prototype in the laboratory. The experimental and 
simulation results confirm that the MMC system operates 
properly and stably in both steady-state and large step changes 
scenarios under the proposed synchronization method and the 
communication burden is largely eased compared with the tra-
ditional ones. 
II. BASIC OPERATING PRINCIPLES OF MMC 
A. Operation principle of an MMC 
The basic structure and operation principles of an MMC have 
been extensively explained in the literature [17, 18] and will not 
be detailed in this paper. The circuit configuration of a three-
phase MMC is shown in Fig. 1. There are three phase legs con-
nected in parallel to a common dc bus. Each phase leg consists 
of two arms, named as the upper and lower arm, which are con-
nected through buffer inductors. Each arm is formed by a series 
connection of N identical half-bridges, termed submodules 
(SMs) and each SM contains a dc capacitor and two insulated 
gate bipolar transistors (IGBTs). As shown in Fig. 1, each arm 
is equipped with an arm inductor Larm. An equivalent resistor 
Rarm is employed in each arm to represent the arm losses. The 
output terminals of the MMC are the middle points of the two 
arms in the three phase legs. 
B. Mathematical Model of an MMC 
The insertion indices indicate the relative number of SMs that 
should be inserted in each arm which are denoted as nu for the 
upper arm and nl for the lower arm. According to the principle 
of the MMC, if the output voltage is uo=Uocos(ωot), the ideal 
SM insertion index is given as 
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where m is the modulation index defined as 2Uo/Udc, ωo is the 
angular frequency of the MMC output voltage. 
The arm currents are denoted as il for the lower arm and iu for 
the upper arm, respectively. The arm currents are defined such 
that a positive arm current is charging the capacitors. Ideally, 
the phase current splits equally into these two arms and the arm 
currents in  Fig. 1 are given by 
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where idiff denotes the circulating current flowing between the 
dc terminals and io is the alternating phase current flowing 
through the ac terminal. The circulating current is directly re-
lated to the difference between the dc-link voltage and the sum 
of the inserted voltages in the arms [19, 20]. Equation (3) can 
be obtained according to the Kirchhoff’s voltage law 
 arm dc
diff
difarm f
1
2 2
l udi u uL U R i
dt
+
= − −       (3) 
where Udc is the dc-link voltage, ul and uu are the inserted volt-
ages in the lower and upper arm, respectively.  
III. MMC SYSTEM WITH SM ASYNCHRONY  
A. Switching function for total voltage in a phase leg 
The distributed control system for an MMC consists of a cen-
tral controller and local controllers distributed in SMs [8].  
Phase-shifted triangular carriers for the PS-PWM are separately 
implemented in local controllers. It is rational to consider that 
the manufacturing tolerance of the independent and randomly-
selected crystal oscillators for local controllers has a normal dis-
tribution. The quartz error of local controllers in an MMC with 
hundreds of SMs should eventually converge to the actual nor-
mal distribution since the sample size is sufficiently large [21]. 
The switching functions in the upper and lower arms consid-
ering the error of carrier frequencies (xui/xli) are derived as  
 
Fig. 1. Structure of a three-phase MMC.  
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(4) 
where Jn refers to the Bessel function, ωc is the angular fre-
quency of the MMC triangular carrier, k is the harmonic order 
of the carrier and n is the harmonic order of the reference. α is 
the phase displacement between the carrier waves and the mod-
ulation signal, and β indicates the angular displacement be-
tween the carrier waveforms in the upper and lower arms. α and 
β are selected as zero for simplicity [22, 23]. 
Taking the upper arm as an example, the frequency error xui 
appears only in the last trigonometric term in equation (4). Thus, 
analysis is devoted to the trigonometric term. For that the fre-
quency error xui has a negligible value (typically 10-5), kxuiωct is 
assumed close to zero. Thus, the approximation sin(kxuiωct) ≈ 
kxuiωct can be obtained. Based on the probability-based fre-
quency error model proposed in [21], xui follows the normal dis-
tribution and its mean and variance values are zero and σ2, re-
spectively. The detailed simplification of (4) is elaborately 
demonstrated in [21] and would not be specified in this paper. 
The total switching function can be finally derived as 
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 (5) 
where ϕu = kωct + n(ωot + π), |x| stands for the average value of 
|xui|, σ denotes the per-unit frequency standard deviation, which 
can be derived according to the tolerance of crystal oscillators 
(ferr ppm) as σ = ferr/2×10-6 [21]. 
Considering the MMC output switching function as so = (sl – 
su)/2, the switching function of the MMC output can be eventu-
ally derived as in (6), where ϕ = kωct + nωot, xu and xl stand for 
the average values of the frequency error xui and xli, respectively. 
It should be noted that the circulating current in each phase 
is directly related to the sum of the switching functions of the 
upper and lower arms, which can be derived as 
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It has been discussed thoughtfully in [21] that the switching 
harmonics around relatively low frequencies (e.g. ωc and 2ωc) 
might significantly distort the voltage waveform. Therefore, 
only the low-frequency harmonics, i.e. the harmonics with a 
harmonic order k < N, are considered in the calculation. It 
should be noted that the simplification of (8) depends on the 
parity of n. Therefore, equation (7) can eventually be derived as 
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B. Circulating current under SM asynchrony 
According to the operation principle of MMC, the circulating 
current is directly related to the difference between the dc-link 
voltage and the sum of the inserted voltages in the arms [20]. 
Ignoring the impact from parasitic arm resistance Rarm and as-
suming an equal distribution of individual capacitor voltages 
UCui, i.e., UCui approximately equals Udc/N, the circulating cur-
rent can be derived as 
( )dcdiff diff_dc
arm2
hu hl
U
i i s s dt
L N
= − +∫                   (10) 
where shu and shl stand for the harmonic components in the up-
per and lower arm switching functions, respectively. idiff_dc de-
notes the dc component in the circulating current. Ideally, the 
phase current io would split equally into the two arms [18] and 
the even-order circulating current ripples are well-suppressed 
[20, 24], the upper arm current iu can be expressed as 
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where ωh=kωc+nωo. The last trigonometric terms in equation 
(11) can be rewritten as 
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It can be deduced from (13) that harmonics, whose dominant 
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components are the ones around the carrier frequency, are in-
troduced into the arm current due to the SM asynchrony. Simi-
lar arm current for the lower arm can be derived.  
C. Capacitor voltage deviation due to SM asynchrony 
It should be noted that the switching frequency of the indi-
vidual SM is actually the carrier frequency. Thus, the SM 
switching harmonics would couple with those in the circulating 
current around the same frequency and produce a dc offset in 
the capacitor current. The current flowing through the capacitor 
in the ith SM can be expressed as the product of the switching 
function and the arm current. 
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It should be made clear that only the dc component in (15) 
contribute to the capacitor voltage shifting. The switching har-
monics around the carrier frequency ωc would couple with 
those in the arm current having the same frequencies and con-
sequently generate a small amount of dc current that diverges 
the SM capacitor voltages. Noting that the actual carrier fre-
quency of an SM is (1 + xui)ωc and xui has an order of 10-5, it is 
rational to neglect xui without introducing significant influence 
to the capacitor dc current that is mainly induced by harmonics 
around ωc. Thus, the dc component in (15) is derived as  
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Given that the first two terms in (16) cancel each other out in 
the steady-state based on the power balancing in MMC  [18], 
the dominate dc component in (16) is introduced by the har-
monic component around the carrier frequency in the switching 
function and the arm current. The capacitor voltage deviation 
caused by SM asynchrony can be derived by integrating the cur-
rent flowing through the capacitor and dividing it by the capac-
itance CSM, as 
( )dc3
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Whereas the dc component in individual capacitor voltage 
can eventually be derived as 
dc=Cui Cui
U
U U
N
+ ∆                              (18) 
It can be seen from (17) that the capacitor voltage deviations 
are mainly determined by the dc-side voltage, the carrier fre-
quency, the crystal oscillator tolerance, and the circuit parame-
ters such as the arm inductance and the SM capacitance. The 
value and direction of ∆UCui are determined by the value of 
sin[k(i −1)2π/N +π/2] depending on the sequence of SMs. It im-
plies that the capacitor voltages will differ from each other due 
to the different values and directions of voltage deviations. Also 
the voltage diverging is directly related to the square of the fre-
quency error accumulating period, which means that the capac-
itor voltage might diverge dramatically and significantly dete-
riorate the control performance of the capacitor voltage balanc-
ing loop, and eventually lead to the malfunction of the MMC in 
a short period of time. It is worth noting that the capacitor volt-
age deviations are not considered while calculating the circulat-
ing current ripple in (10). The approximate model is adopted to 
sufficiently evaluate the SM capacitor voltage deviation with 
simplicity in this paper. A model deliberating the capacitor volt-
age variation and the corresponding reference change could 
give a more accurate calculation of the voltage deviation. 
IV. MMC DISTRIBUTED CONTROL SYSTEM WITH SM 
ASYNCHRONY 
The control tasks of the distributed control strategy for the 
MMC are assigned to different controllers, i.e., a central con-
troller and local controllers located in SMs [8]. The output 
power and current controls are implemented in the central con-
troller. Whereas the average capacitor voltage control, differen-
tial current regulation, and capacitor voltage balancing are com-
pletely distributed into local controllers.  
 
Fig. 2. Block diagram of the distributed control MMC. 
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The block diagram of the control loops in the local control-
lers is shown in Fig. 2. The basic structure and operation prin-
ciples of an MMC with distributed control have been exten-
sively explained in the literature [8, 9] and will not be discussed 
in this paper. It should be noted that since the output current 
regulation is not the main concern in this paper, the output cur-
rent control implemented in the central controller is not shown 
in Fig. 2. In this section, the performance and stability of the 
distributed control system with SM asynchrony is theoretically 
analyzed. 
A. Circulating current control 
The current circulating in each phase legs mainly includes a 
dc component, whose reference is set to be UoIocos(φo)/(2Udc) 
for the power balancing, and a dominant second-order harmonic 
component [25, 26]. The normally implemented circulating cur-
rent control strategies target at eliminating or restraining the 
second-order harmonics [20, 27]. 
The circulating current controllers are mainly designed to 
cope with the signal at the second-order frequency and follow 
the dc-side current reference [8]. Thus, they are not able to sup-
press the relevant high-frequency harmonics around and be-
yond the switching frequency ωc for individual SM. 
B. Capacitor Voltage Averaging Control 
The control of SM capacitor voltage of the MMC is an una-
voidable task. Thus various voltage control strategies are de-
signed for SM voltage averaging and balancing [17, 28]. 
Capacitor average voltage control loop aims at controlling 
the average capacitor voltage in each phase according to the ref-
erence uc
∗ given by the central controller. The average voltage 
is obtained by summing up the capacitor voltages in each phase 
then divided with 2N, which is expressed as 
 ( )
1
1
2
N
Cu Cui Cli
i
U U U
N =
= +∑   (19) 
where UCli stands for individual capacitor voltage in the lower 
arm. It can be observed from (19) that the averaging control ac-
tually targets at the sum of the voltage in one phase. Based on 
equation (17), the sum of the voltage deviations caused by SM 
asynchrony in the upper arm can be derived as 
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   (20) 
The sum of the voltage deviations for the lower arm can be 
derived similarly. It should be noted that the sum of the last 
trigonometric term of equation (20) for N SMs is actually zero, 
which means that the arm voltage deviation would eventually 
yield to zero. Therefore, the SM asynchrony would not affect 
the capacitor voltage average control. 
C. Capacitor Voltage Balancing Control 
The voltage balancing control strategies are utilized to adjust 
and balance the individual SM capacitor voltages. Various 
schemes have been proposed for MMC system stability analysis 
[29, 30], the frequency domain analysis utilizing control loop 
transfer function is adopted in the paper. A simplified block di-
agram of the capacitor voltage-balancing loop for the ith SM can 
be found in Fig. 3, where the LPF block stands for the low pass 
filter, KP_bal denotes the proportional gain of the voltage balanc-
ing control, while Io is the amplitude of the alternating output 
current. 
Noting that the dc components in the capacitor current con-
tribute to the shifting of the capacitor voltage, the dc capacitor 
current caused by SM asynchrony can be deemed as a disturb-
ance to the voltage-balance control loop showing in Fig. 3. As 
discussed in section II, such current disturbance can be quanti-
tatively derived in the frequency-domain as 
( )dc(disturbance) SM 3
1arm
2 2
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( ) 1
( ) 2 1
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  (21) 
The block diagram of the closed-loop transfer function from 
the current disturbance iui(disturbance) to the capacitor voltage UCui 
is depicted in Fig. 4. The closed-loop transfer function can be 
derived accordingly 
( )
P _ bal
SM
dc
1
8
o
s
NI K
sC
U
φ =
+
                         (22) 
It can be seen that the disturbance from the capacitor current 
is a second-order element as in (21), and the closed-loop trans-
fer function for the current disturbance in (22) has no s in its 
numerator. Based on the control theory, the steady-state error 
of the disturbance suppression loop is given as 
 ( ) (disturbance)
0
lim ( ) =ss ui
s
e s s i sφ
→
= ⋅ ⋅ ∞   (23) 
Equation (23) reveals that the steady-state capacitor voltage 
error caused by the harmonic current disturbance would finally 
diverge to infinite and lead to a system breakdown. It should be 
noted that a proportional-integral (PI) controller, which has a 
 
Fig. 3. Simplified block diagram of capacitor voltage-balancing loop with current disturbance. 
 
Fig. 4. Block diagram of the equivalent current disturbance control loop. 
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one-order s in its close-loop transfer function numerator, is the-
oretically able to restrain the disturbance caused by the capaci-
tor current according to equation (23). However, the capacitor 
voltage could be easily unstable by utilizing a PI controller in 
the capacitor voltage control loops, due to the control conflict 
among different SMs in one phase leg [8]. 
In order to evaluate the performance of the voltage balance 
control, the capacitor voltage deviation taking the capacitor 
voltage control into account is derived as 
         
2
SM P _ bal
8
( )
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i dc
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A U
U s
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                  (24) 
where Ai is given as  
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The capacitor voltage deviation in the time-domain is derived 
by taking the inverse Laplace transform of equation (24). 
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It should be noted that the term contains natural exponential 
function in (26) would drop to a negligible value after a short 
transient period. Hence, the dominant capacitor voltage devia-
tion is eventually given as 
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As indicated by equation (27), the capacitor voltage devia-
tions mainly related to the dc-side voltage, the amplitude of the 
alternating output current, the number of SMs, the standard de-
viation of the quartz tolerance, the carrier frequency, the accu-
mulating time of frequency error, and the voltage-balance con-
trol parameter. It can be observed that the voltage balancing 
controller has a damping effect on the capacitor voltage diverg-
ing, as the control parameter Kp_bal is in the denominator. And 
the order of t is also reduced compared with that in (17). 
V. PROPOSED SYNCHRONIZATION SCHEME 
The synchronization scheme among different local control-
lers in the adopted MMC distributed control system is realized 
based on the communication network, which is similar to the 
methods used in [8, 9]. A synchronization message, which con-
tains the instant time register value of the central controller is 
broadcasted by the central controller through Ethernet every Ts 
second, where Ts is the synchronization interval. After receiving 
the message, local controllers would simultaneously record the 
local time register value and reset their carrier phase angles ac-
cording to the calculated register value deviations. The design 
of the synchronization interval is detailed in this section consid-
ering constraints on harmonic contents, capacitor voltage devi-
ation, and the balancing controller capability. 
A. Synchronization interval selection by switching harmonics 
The derived switching harmonics in the output voltage would 
eventually inject harmonic current into the grid and thus deteri-
orate the performance of the system. The harmonic components 
in the output switching function can approximately evaluate the 
switching harmonics in the MMC output voltage. The IEEE-
519 standard is proposed by IEEE societies as the recom-
mended requirements for harmonic control in electrical power 
systems. According to the requirement in the standard, a total 
harmonic distortion (THD) below 5% of the fundamental volt-
age value is typically required for general systems. 
Based on the analysis in Section III, significant harmonics in 
the output switching function are generated around the carrier 
frequency due to the SM asynchrony. Note that the RMS value 
of the harmonic components can be obtained according to equa-
tion (6). Since the THD of the MMC output switching function 
is positively related to the error accumulating time, the maxi-
mum synchronization interval can be obtained based on the 
THD requirements for an MMC distributed control system. 
B. Synchronization interval selection by capacitor voltage 
deviation 
According to the analysis in Section III and Section IV, with-
out SM synchronization, the adopted distributed control system 
is actually not able to restrain the capacitor voltage diverging 
generated by the SM asynchrony and the capacitor voltage de-
viations would accumulate with time and eventually cause the 
malfunction of the MMC system. 
With the findings, suitable synchronization interval could be 
identified according to the worst case that the capacitor voltage 
balancing control is disabled. Equation (17) in Section III can 
be utilized to derive the maximum synchronization interval by 
considering 
( )max
/
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U
U N
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∆
≤ ∆                         (28) 
where η(∆Umax), which denotes the allowed maximum capacitor 
voltage deviation ratio, should be obtained according to the op-
eration requirements in the adopted MMC system. 
C. Synchronization interval selection by control saturation 
Based on the study in Section III and Section IV, the outputs 
of the voltage balancing controllers continuously increase since 
the voltages keep diverging due to the SM asynchrony. The out-
puts of the balancing controllers grow with the error accumu-
lating time and would be limited to the preset control-output 
saturation value, which eventually leads to control performance 
deterioration. Based on the voltage deviations in equation (17) 
and the balance control diagram in Fig. 3, the output of the volt-
age balance controller is derived as 
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Assuming that the control limit for the capacitor voltage bal-
ancing is sb_max, the maximum synchronization interval based 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on May 18,2020 at 11:58:13 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.2993284, IEEE
Transactions on Power Electronics
IEEE TRANSACTIONS ON POWER ELECTRONICS 
on the capacitor voltage balancing control saturation can be ob-
tained by calculating 
balance b _ maxs s∆ ≤                     (30) 
VI. SIMULATION AND EXPERIMENTAL RESULTS 
In order to verify the validity of the mathematical analysis in 
the previous sections, a single-phase MMC prototype with six 
SMs per arm is configured based on the MMC platform shown 
in Fig. 5, whose detailed parameters are specified in TABLE II. 
The equivalent switching frequency of the MMC is 6fc = 6 kHz. 
Six DSP TMS320F28335 development boards are used as local 
controllers and generate PWM signals with asynchronous trian-
gular carriers while a DSP TMS320F28346 development board 
is adopted as the central controller. 
A. MMC without Capacitor Voltage Balancing Control 
Fig. 6 shows the experimental results of the distributed con-
trol system without capacitor voltage balancing control, which 
is the worst case that the capacitor voltages diverge due to the 
harmonic current introduced by the SM asynchrony. It should 
be noted that the synchronized triangular carriers are adopted 
during 0 – 1 second to ensure the balance of capacitor voltages. 
The asynchronous triangular carrier is simultaneously intro-
duced when t1=1 s. Fig. 6(a) presents the six capacitor voltages 
in the upper arm. It is observed that the individual capacitor 
voltages indeed diverge with the increase of the error accumu-
lating time. The maximum voltage deviations when ∆t = 0.5 s, 
1 s, and 1.5 s are measured from Fig. 6(a), which are denoted as 
|∆UCmax|0.5s, |∆UCmax|1s, and |∆UCmax|1.5s. In order to validate the 
capacitor voltage deviation calculation proposed in this paper, 
the experiment and calculation results are presented in TABLE 
II. It can be observed that the calculation results show accepta-
ble coincidence with the experiment while t < 1 s. The calcula-
tions appear higher than experiments since the possibly maxi-
mum switching harmonics are taken into account to calculate 
the maximum voltage deviations and the damping effect of the 
parasitic resistance and the effects of other control loops in the 
MMC are ignored. 
Fig. 6(b) presents the sum of the arm capacitor voltages. It can 
be apparently observed that even the capacitor voltages differ 
from each other, the sum of the arm capacitor voltages is main-
tained around 300 V, which is closed to the dc-bus voltage. 
B.  MMC with Capacitor Voltage Balancing Control 
Fig. 7 presents the experimental results in the distributed con-
trol system, where the circulating current control, capacitor 
voltage balancing control, and capacitor voltage average con-
trol are all implemented. Fig. 7(a) shows the waveforms of in-
dividual capacitor voltages in the upper arm. It should be noted 
that the synchronized triangular carriers are adopted during 0 – 
1 second. Comparing Fig. 7(a) with Fig. 6(a), it can be observed 
that the voltage deviations from t1-t2 are reasonably refined 
when the voltage balance controller is employed. Moreover, it 
should be noted that there is a good agreement between the the-
oretical analysis and the experimental results as shown in 
TABLE III. It can be concluded that the voltage deviations 
caused by the SM asynchrony can be largely reformed by the 
capacitor voltage balance controller. 
According to the analysis in Section V, the voltage balance 
strategy using a proportional controller is not able to restrain the 
capacitor voltage deviation. Hence, the outputs of the balancing 
control loops would increase to preset control limits and even-
tually are not able to maintain the capacitor voltage around their 
references. The control limits of the voltage balance controllers 
are set to be ±0.2 in local controllers. Based on equation (29) 
and (30), the control saturation of the studied MMC occurs at 
0.8 s. It can be observed from Fig. 7(a) that since the SM asyn-
chrony is introduced at t1, the capacitor voltages keep diverging 
 
Fig. 5. A down-scaled laboratory prototype of MMC. 
 
TABLE I 
EXPERIMENTAL PARAMETERS 
Parameters Experimental setup 
Number of SMs: N 6 per arm 
DC-link voltage: Udc 300 V 
Modulation index: m 0.8 
Arm inductance: Larm 5 mH 
SM capacitance: CSM 940 µF 
Carrier frequency: fc 1 kHz 
Load resistance: Rl 30 Ω 
 
  
(a) 
  
(b) 
Fig. 6. Experimental waveforms of the open-loop MMC system for one phase 
with asynchrony: (a) individual capacitor voltages; (b) arm voltage. 
 
TABLE II 
 EXPERIMENTAL AND CALCULATION RESULTS 
 Experiment Calculation 
|∆UCmax|0.5s 3.13 V 3.13 V 
|∆UCmax|1s 8.43 V 12.5 V 
|∆UCmax|1.5s 15.97 V 28.2 V 
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with the error accumulating time, which also increases the out-
puts of voltage balance controllers. It is clearly depicted in Fig. 
7(a) that the control performance was significantly deteriorated 
when the balance controller saturated to the preset limit at t2. 
The impact of the control saturation can also be observed from 
Fig. 7(b)-(c) that the circulating current and output current of 
the MMC system is rapidly distorted since t2. The harmonic 
spectrums of the output current in steady state (t=0.5 s) and the 
control saturation state (t=3 s) are presented in Fig. 7(d) and (e), 
respectively. It can be seen that the harmonics in output current 
are significantly increased after t2. The interval ∆t between t1 
and t2 obtained in Fig. 7(a) was 1.4 s, which quite coincides with 
the calculated value of 0.8 s. The slight mismatch between the 
two intervals could be introduced by calculating the time inter-
val using the maximum capacitor voltages deviation. 
C. MMC with Optimal Synchronization interval 
Based on the criteria proposed in Section V, three synchroni-
zation intervals can be obtained. The constraint conditions and 
the calculated synchronization intervals are presented respec-
tively in TABLE IV. Considering the uncertainties of the dis-
tributed control system and the inaccuracy of the mathematical 
models, the relevant margin is reserved and the synchronization 
interval for the adopted distributed control system is resolved 
to be 0.5 s, which means the synchronization message should 
be sent by the central controller every 0.5 s to re-synchronize 
PWM carriers of the local controllers. It should be noted that a 
carrier phase jump at synchronization instant after a frequency 
error accumulating period might distort the MMC output wave-
form. However, when the synchronization interval is small, the 
minor carrier drift tends not to introduce severe phase jump in 
synchronization process. In order to verify the validity of the 
proposed synchronization interval, the distributed MMC sys-
tem synchronized with the frequency of 2 Hz is illustrated ex-
perimentally based on the same parameters in TABLE I. 
The effectiveness of the synchronization is presented in Fig. 
8. It can be observed that the capacitor voltage diverging in Fig. 
8(a) is largely reformed because of the synchronization with the 
proposed interval. No severe deterioration introduced by the 
asynchronous switching harmonics is found in the voltage and 
current waveforms. Also, no evident disturbance due to the car-
rier phase jump is detected in the capacitor voltage and output 
current waveform at the synchronization instant. The maximum 
 
        (a) 
 
        (b) 
 
    (c) 
 
(d)          (e) 
Fig. 7. Experimental waveforms of the close-loop MMC system for one phase 
with asynchrony: (a) individual capacitor voltages; (b) circulating current; (c) 
output current; (d) harmonic spectrum of output current at t=0.5 s; (e) harmonic 
spectrum of output current at t=3 s. 
TABLE III 
 EXPERIMENTAL AND CALCULATION RESULTS 
 Experiment Calculation 
|∆UCmax|0.5s 0.34 V 0.43 V 
|∆UCmax|1s 0.68 V 0.9 V 
TABLE IV 
CALCULATED INTERVALS IN DIFFERENT CRITERIA 
 Constraint Interval 
Switching 
harmonics 
 THD≤5% 2.5 s 
Voltage deviation |∆UCui/Udc×N |≤0.2 0.9 s 
Control saturation |∆sb_max|≤0.2 0.8 s 
 
        (a) 
 
        (b) 
 
        (c) 
 
         (d) 
Fig. 8. Experimental waveforms of the close-loop MMC system for one phase 
with synchronization: (a) individual capacitor voltages; (b) circulating current; 
(c) output current; (d) harmonic spectrum of the output current. 
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THD value in output current is measured to be 3.32% as in Fig. 
8(d), which fulfills the THD criterion in the IEEE-519 standard. 
Attention should be paid here that the communication burden 
for the synchronization signals with the proposed interval has 
decreased by 25 times compared with the 20 ms synchroniza-
tion interval proposed in [8, 9], whereas the largely alleviated 
synchronization frequency makes no significant impact to the 
performance of the distributed MMC system according to the 
experimental result in Fig. 8. 
D. Dynamic Response under Proposed Synchrony scheme 
The dynamic responses of the periodical synchronized MMC 
during current reference and load resistance step changes are 
studied in the Piecewise Linear Electrical Circuit Simulation 
(PLECS) software. The MMC system configurations are iden-
tical with that in TABLE I. The synchronization interval for the 
6-SM MMC is selected to be 0.5 s. The output current control 
is adopted in the MMC distributed control system. The simula-
tion waveforms of these two scenarios are presented in Fig. 9 
and Fig. 10, respectively.  
In Fig. 9, the output current amplitude is initially set to be 3 
A and then steps to 8 A at t1. It can be seen from Fig. 9(c) that 
the output current rapidly tracks its reference and the dc com-
ponent in the differential current in Fig. 9(b) is accordingly in-
creased for the power balancing between the input and output 
of the MMC. The capacitor voltage deviations are always sus-
tained in the safe ranges according to Fig. 9(a). 
In the load change scenario in Fig. 10, the load resistance of 
the MMC is changed from 2 Ω to 15 Ω at t2. According to Fig. 
10(c)-(d), the MMC output current is well restrained by the cur-
rent controller and the output voltage is raised because of the 
increased load resistance. The dc component in the differential 
current in Fig. 10(b) is rapidly increased for power balancing. 
Also, no significant distortion is found in Fig. 10(a) at t2. The 
capacitor voltage deviations are maintained in the safe range. 
E. Synchronization interval under system parameter varying 
In order to illustrate the impact of the system parameter var-
ying on the synchronization interval selection, graphs describ-
ing the synchronization interval tsyn under the three criteria in 
TABLE IV regarding different system parameters are depicted 
in Fig. 11. Notations tsyn(THD), tsyn(∆Uc), and tsyn (∆sb) indicate 
the synchronization intervals calculated for the output voltage 
THD, the capacitor voltage deviation ratio, and the balance con-
trol capability constraints. According to Fig. 11 (a), the increase 
of the carrier frequency leads to a decrease of tsyn(∆Uc) and 
tsyn(∆sb), since higher carrier frequency introduces lower dc dis-
turbance in the capacitor current. However, harmonic ampli-
tudes become higher when carrier frequency grows, which in-
creases the output THD and results in a lower tsyn(THD). Based 
on Fig. 11 (b) and (c), when the SM numbers and frequency 
error are increased, tsyn should be smaller for that the output 
THD, ∆Uc, and ∆sb are more likely to exceed the preset critical 
values. Whereas the change of SM numbers shows no impact 
on the output voltage THD, since all the components of so in (6) 
are scaled by N. 
Moreover, the switching harmonics and capacitor voltage de-
viations are both calculated considering the worst case of the 
SM asynchrony. And a margin would be given while selecting 
the system synchronization interval. Thus, it is unnecessary to 
frequently re-design the synchronization interval with minor 
parameter adjustments in the MMC system. 
VII. CONCLUSION 
This paper presents a sensibly-designed synchronization 
scheme for the MMC distributed control system, which greatly 
 
Fig. 9. Simulated waveforms of the MMC when output current reference 
changes from 3 to 8 A: (a) capacitor voltages; (b) circulating current and its 
reference; (c) output current. 
 
Fig. 10. Simulated waveforms of the MMC when load resistance changes from 
2 to 15 Ω: (a) capacitor voltages; (b) circulating current and its reference; (c) 
output current; (d) output voltage. 
 
Fig. 11. Trends of synchronization intervals for output voltage THD, capacitor voltage deviation, and balance control capability constraints with varying: (a) 
carrier frequency; (b) SM number; (c) carrier frequency error. 
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relieves the communication burden for synchronization while 
maintaining the stable operation of the system. The MMC sys-
tem with SM asynchrony is mathematically modeled and the 
model reveals that the SM asynchrony introduces harmonics 
around the carrier frequency in switching functions and the cir-
culating current. The interaction between the switching har-
monics and harmonics in arm currents around the carrier fre-
quency leads to the capacitor voltage diverging. The capacitor 
voltage diverging also deteriorates the system stability due to 
the controller damping capability saturation. The synchroniza-
tion interval is properly selected by considering the harmonic 
requirements, the safe operation range of the SM capacitors, 
and the system stability. The validity of the theoretical analysis 
and the effectiveness of the synchronization scheme are exper-
imentally verified. The experimental results confirm that the 
mathematical model effectively represents the performance of 
the MMC system with SM asynchrony. Also, the MMC system 
operates properly and stably in steady-state and during step 
changes under the designed synchronization scheme with re-
duced data transmission. 
REFERENCES 
[1] K. Sharifabadi, L. Harnefors, H. P. Nee, S. Norrga, and R. Teodorescu, 
Design, Control and Application of Modular Multilevel Converters for 
HVDC Transmission Systems: Wiley-IEEE Press, 2016. 
[2] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, “Modular 
Multilevel Converters for HVDC Applications: Review on Converter 
Cells and Functionalities,” IEEE Trans. Power Electron., vol. 30, no. 1, 
pp. 18-36. 2015. 
[3] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, “Modular 
Multilevel Converters for HVDC Applications: Review on Converter 
Cells and Functionalities,” IEEE Trans. Power Electron., vol. 30, no. 1, 
pp. 18-36, Jan. 2015. 
[4] S. Yang, J. Fang, Y. Tang, H. Qiu, C. Dong, and P. Wang, “Modular 
Multilevel Converter Synthetic Inertia-Based Frequency Support for 
Medium-Voltage Microgrids,” IEEE Trans. Ind. Electron., vol. 66, no. 11, 
pp. 8992-9002. 2019. 
[5] L. Zhang, Y. Tang, S. Yang, and F. Gao, “Decoupled Power Control for 
A Modular Multilevel Converter-Based Hybrid AC-DC Grid Integrated 
with Hybrid Energy Storage,” IEEE Trans. Ind. Electron., vol. 66, no. 4, 
pp. 4368 - 4378, Apr. 2019. 
[6] Y. Chen, S. Zhao, Z. Li, X. Wei, and Y. Kang, “Modeling and Control of 
the Isolated DC-DC Modular Multilevel Converter for Electric Ship 
Medium Voltage Direct Current (MVDC) Power System,” IEEE Trans. 
Emerg. Sel. Topics Power Electron., vol. 5, no. 1, pp. 124 - 139, Mar. 2017. 
[7] L. Mathe, P. D. Burlacu, and R. Teodorescu, “Control of a Modular 
Multilevel Converter With Reduced Internal Data Exchange,” IEEE Trans 
Industr Inform, vol. 13, no. 1, pp. 248-257. 2017. 
[8] S. Yang, Y. Tang, and P. Wang, “Distributed Control for a Modular 
Multilevel Converter,” IEEE Trans. Power Electron., vol. 33, no. 7, pp. 
5578-5591, Jul. 2018. 
[9] W. Yao, J. Liu, and Z. Lu, “Distributed Control for the Modular Multilevel 
Matrix Converter,” IEEE Trans. Power Electron., vol. 34, no. 4, pp. 3775-
3788. 2019. 
[10] Y. Koyama, and T. Isobe, “Current control of modular multilevel 
converters with phase‐shifted pwm using a daisy‐chained distributed 
control system,” IEEJ Trans. Electr. Electron. Eng., vol. 14, no. 7, pp. 
1095-1104. 2019. 
[11] T. Heath, P. Green, M. Barnes, and D. Kong, "Design, construction and 
testing of a modular multilevel converter with a distributed control 
architecture," in 15th IET International Conference on AC and DC Power 
Transmission (ACDC 2019), Coventry, UK, 2019. 
[12] T. Xu, and F. Gao, “Global Synchronous Pulse Width Modulation of 
Distributed Inverters,” IEEE Trans. Power Electron., vol. 31, no. 9, pp. 
6237-6253. 2016. 
[13] M. Ma, X. He, and B. W. Williams, “Synchronization Analysis of Space-
Vector PWM Converters With Distributed Control,” IEEE Trans. Power 
Electron., vol. 25, no. 12, pp. 3026-3036. 2010. 
[14] B. B. Johnson, S. V. Dhople, A. O. Hamadeh, and P. T. Krein, 
“Synchronization of Parallel Single-Phase Inverters With Virtual 
Oscillator Control,” IEEE Trans. Power Electron., vol. 29, no. 11, pp. 
6124-6138. 2014. 
[15] P. D. Burlacu, L. Mathe, and R. Teodorescu, "Synchronization of the 
distributed PWM carrier waves for modular multilevel converters," in 
2014 International Conference on Optimization of Electrical and 
Electronic Equipment (OPTIM), 2014, pp. 553-559. 
[16] A. The, C. Bruening, and S. Dieckerhoff, "CAN-based distributed control 
of a MMC optimized for low number of submodules," in 2015 IEEE 
Energy Conversion Congress and Exposition (ECCE), 2015, pp. 1590-
1594. 
[17] M. Hagiwara, and H. Akagi, “Control and Experiment of Pulsewidth-
Modulated Modular Multilevel Converters,” IEEE Trans. Power 
Electron., vol. 24, no. 7, pp. 1737-1746, Jul. 2009. 
[18] K. Ilves, A. Antonopoulos, S. Norrga, and H. P. Nee, “Steady-State 
Analysis of Interaction Between Harmonic Components of Arm and Line 
Quantities of Modular Multilevel Converters,” IEEE Trans. Power 
Electron., vol. 27, no. 1, pp. 57-68. 2012. 
[19] M. Zhang, L. Huang, W. Yao, and Z. Lu, “Circulating Harmonic Current 
Elimination of a CPS-PWM-Based Modular Multilevel Converter With a 
Plug-In Repetitive Controller,” IEEE Trans. Power Electron., vol. 29, no. 
4, pp. 2083-2097, Apr. 2014. 
[20] S. Yang, P. Wang, Y. Tang, M. A. Zagrodnik, X. Hu, and T. K. Jet, 
“Circulating Current Suppression in Modular Multilevel Converters with 
Even-Harmonic Repetitive Control,” IEEE Trans. Ind. Appl., vol. 54, no. 
1, pp. 298-309, Jan. 2018. 
[21] S. Yang, H. Wang, H. Chen, W. Song, and T. Wang, “Probability-Based 
Modeling and Analysis for PS-PWM in an MMC Distributed Control 
System With Sub-Module Asynchrony,” IEEE Trans. Power Electron., 
vol. 34, no. 11, pp. 10392-10397. 2019. 
[22] K. Ilves, L. Harnefors, S. Norrga, and H. Nee, “Analysis and Operation of 
Modular Multilevel Converters With Phase-Shifted Carrier PWM,” IEEE 
Trans. Power Electron., vol. 30, no. 1, pp. 268-283, Jan. 2015. 
[23] B. Li, R. Yang, D. Xu, G. Wang, W. Wang, and D. Xu, “Analysis of the 
Phase-Shifted Carrier Modulation for Modular Multilevel Converters,” 
IEEE Trans. Power Electron., vol. 30, no. 1, pp. 297-310, Jan. 2015. 
[24] S. Yang, P. Wang, and Y. Tang, “Feedback Linearization Based Current 
Control Strategy for Modular Multilevel Converters,” IEEE Trans. Power 
Electron., vol. 33, no. 1, pp. 161-174, Jan. 2018. 
[25] J. Lyu, X. Zhang, X. Cai, and M. Molinas, “Harmonic State-Space Based 
Small-Signal Impedance Modeling of a Modular Multilevel Converter 
With Consideration of Internal Harmonic Dynamics,” IEEE Trans. Power 
Electron., vol. 34, no. 3, pp. 2134-2148. 2019. 
[26] J. Lyu, X. Cai, and M. Molinas, “Optimal Design of Controller Parameters 
for Improving the Stability of MMC-HVDC for Wind Farm Integration,” 
IEEE Trans. Emerg. Sel. Topics Power Electron., vol. 6, no. 1, pp. 40-53. 
2018. 
[27] J. Pou, S. Ceballos, G. Konstantinou, V. G. Agelidis, R. Picas, and J. 
Zaragoza, “Circulating Current Injection Methods Based on Instantaneous 
Information for the Modular Multilevel Converter,” IEEE Trans. Ind. 
Electron., vol. 62, no. 2, pp. 777-788, Feb. 2015. 
[28] F. Deng, Q. Wang, D. Liu, Y. Wang, M. Cheng, and Z. Chen, “Reference 
Submodule Based Capacitor Monitoring Strategy for Modular Multilevel 
Converters,” IEEE Trans. Power Electron., vol. 34, no. 5, pp. 4711-4721. 
2019. 
[29] J. Lyu, X. Cai, and M. Molinas, “Frequency Domain Stability Analysis of 
MMC-Based HVdc for Wind Farm Integration,” IEEE Trans. Emerg. Sel. 
Topics Power Electron., vol. 4, no. 1, pp. 141-151. 2016. 
[30] J. Wang, and P. Wang, “Power Decoupling Control for Modular 
Multilevel Converter,” IEEE Trans. Power Electron., vol. 33, no. 11, pp. 
9296-9309. 2018. 
 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on May 18,2020 at 11:58:13 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.2993284, IEEE
Transactions on Power Electronics
IEEE TRANSACTIONS ON POWER ELECTRONICS 
Haiyu Wang (S'19) received the B.Eng. degree in 
Electrical Engineering from the Anhui University of 
Technology, in 2018, where he is currently working 
toward the M.Sc degree in electrical engineering from 
Southwest Jiaotong University, Chengdu, China. 
His current research interests include the power elec-
tronics and multilevel converters. 
 
 
 
 
 
 
Shunfeng Yang (S'15-M’18) received the B.Eng. 
and M.Sc. degrees in Electrical Engineering from 
Southwest Jiaotong University, Chengdu, China, in 
2007 and 2010, respectively, and the Ph.D degree in 
Power Engineering from Nanyang Technological 
University, Singapore, in 2018. He was with Te-
masek Polytechnic, Singapore Technologies Kinet-
ics Ltd, and Rolls-Royce@NTU Corporate Lab, Sin-
gapore, from 2009 to 2017. Currently, he is an Asso-
ciate Professor in Southwest Jiaotong University, 
China. 
Dr. Yang received one IEEE Prize Paper Awards and one Highlighted Paper on 
IEEE Trans. Power Electron. 2018 July Issue. His research interests include 
power electronics, multi-level converters, and converter control techniques. 
 
 
Haiyu Chen was born in Beijing, China, in 1997. He 
received the B.S. degree in electrical engineering in 
2019 from Southwest Jiaotong University, Chengdu, 
China. He is currently working toward the Ph.D. de-
gree at Xi'an Jiaotong University, Xi'an, China. 
His research interests include power electronics and 
multilevel converter. 
 
 
 
 
 
 
Xiaoyun Feng received the B.S., M.S., and Ph.D. de-
grees from Southwest Jiaotong University, Chengdu, 
China, in 1983, 1988, and 2001, all in electrical engi-
neering. She was a Visiting Professor with The Uni-
versity of Tokyo from 1998 to 1999. Since 1983, she 
has been with the College of Electrical Engineering, 
Southwest Jiaotong University, where she is currently 
a Full Professor. 
Her major research interests include railway optimiz-
ing operation, real-time control of train operation, en-
ergy-efficient driving, the design of driver assistant 
systems, the analysis and control of electrical traction 
converter and motor drive systems. 
 
 
Frede Blaabjerg (S'86–M'88–SM'97–F'03) was with 
ABB-Scandia, Randers, Denmark, from 1987 to 1988. 
From 1988 to 1992, he got the PhD degree in Electri-
cal Engineering at Aalborg University in 1995. He be-
came an Assistant Professor in 1992, an Associate 
Professor in 1996, and a Full Professor of power elec-
tronics and drives in 1998. From 2017 he became a 
Villum Investigator. He is honoris causa at University 
Politehnica Timisoara (UPT), Romania and Tallinn 
Technical University (TTU) in Estonia. 
His current research interests include power electron-
ics and its applications such as in wind turbines, PV 
systems, reliability, harmonics and adjustable speed drives. He has published 
more than 600 journal papers in the fields of power electronics and its applica-
tions. He is the co-author of four monographs and editor of ten books in power 
electronics and its applications. 
He has received 32 IEEE Prize Paper Awards, the IEEE PELS Distinguished 
Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE Wil-
liam E. Newell Power Electronics Award 2014, the Villum Kann Rasmussen 
Research Award 2014, the Global Energy Prize in 2019 and the 2020 IEEE 
Edison Medal. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON 
POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lec-
turer for the IEEE Power Electronics Society from 2005 to 2007 and for the 
IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. 
In 2019-2020 he serves a President of IEEE Power Electronics Society. He is 
Vice-President of the Danish Academy of Technical Sciences too. 
He is nominated in 2014-2019 by Thomson Reuters to be between the most 250 
cited researchers in Engineering in the world. 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on May 18,2020 at 11:58:13 UTC from IEEE Xplore.  Restrictions apply. 
